keV As ions at a dose of lx10t5 cm-2 were irradiated perpendicularly to the Si surface using a conventional ion implanter (Fig. aG) successfully formed as shown in Fig. 4(c) . The ion-exposed regions, i.e., the top and bottoms of the Si wall, turn to the drain and source of the DG-MOSFET. Thus, our processes have the great advantage of no damage introduction due to both the RIE process and the ion implantation into the Si sidewall.
in the bulk Si. Also the etched corner at the bottom of tne Si wall becomes round. Moreover serious damage by the RIE process is innoduced into the Si wall.
In this worlq we have found the retarded etch rate (ER) of ion-beam-exposed Si in the tetramethylammonium hydroxide (TMAH) solution. This paper describes that the newly found phenomenon, i.e., the ion-bombardmentretarded etching (IBRE) keV As ions at a dose of lx10t5 cm-2 were irradiated perpendicularly to the Si surface using a conventional ion implanter (Fig. aG) Fig. 4(c) . The ion-exposed regions, i.e., the top and bottoms of the Si wall, turn to the drain and source of the DG-MOSFET. Thus, our processes have the great advantage of no damage introduction due to both the RIE process and the ion implantation into the Si sidewall.
We explored the effectiveness of Si wall thickness for the vertical DG MOSFET performance by using process/device simulations. First, we modeled the vertical DG MOSFET followed by the developed processes using a process simulationrsr. The process flow and parameters which we used are sumrnariied in Fig. 5(a) . The effective channel length was estimated to be 25 nm according to the simulated As profile as shown in Fig. 5(b 
